

AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (currently amended) A semiconductor integrated circuit comprising a nonvolatile memory enabling electric erase and write over a semiconductor substrate,

wherein said nonvolatile memory comprises a plurality of blocks each of which has a plurality of first bit lines, a plurality of second bit lines, a plurality of third bit lines and a plurality of first amplifiers,

wherein each of said first bit lines is coupled with an input terminal of a corresponding one of said first amplifiers,

wherein each of said second bit lines is coupled with an output terminal of a corresponding one of said first amplifiers, and

wherein each of said third bit lines is selectively coupled with a corresponding one of said first bit lines and is used for transferring data to be written into a memory cell.

~~hierarchical bit line structure including first bit lines specific to each of a plurality of memory arrays, a second~~

~~bit line shared between the plurality of memory arrays, a first selector circuit selecting the first bit line for each of the memory arrays to couple it to the second bit line, and a plurality of sense amps each of which is arranged between an output of corresponding first selector circuit and the second bit line.~~

2. (currently amended) The semiconductor integrated circuit according to claim 1,

wherein each of said first amplifiers is a differential amplifier having two input terminals and said output terminal, one input terminal is coupled to one of said first bit lines and the other input terminal is coupled to another of said first bit lines, and

wherein each of said first amplifiers is capable of using a signal inputted in one of said two input terminals as a reference signal to sense data.

~~sense amps is a differential sense amp arranged between a pair of memory arrays adjacent to each other, one input of a pair of differential inputs is a read signal from the first bit line in first one of the memory arrays, and the other input is a reference input from the first bit line in second one of the memory arrays.~~

3. (currently amended) The semiconductor integrated circuit according to claim 1, further comprising a plurality of second amplifiers, ~~main amp~~ whose wherein an input terminal of each of said second amplifiers is coupled to corresponding one of said second bit lines.

4. (currently amended) The semiconductor integrated circuit according to claim 3,  
wherein each of said second amplifiers is a differential amplifier having two input terminals and an output terminal, one input terminal is coupled to one of said second bit lines and the other input terminal is coupled to another of said second bit lines, and  
wherein each of said second amplifiers is capable of using a signal inputted in one of said two input terminals as a reference signal to sense data.

~~said main amp is a differential amp whose differential inputs are coupled to a pair of second bit lines, one input of the pair of differential inputs is a read signal outputted from a first one of the second bit lines, and the other input is a reference input outputted from a second one of the second bit lines.~~

5. (currently amended) The semiconductor integrated circuit according to claim ‡ 2, further comprising a first switch circuit,

wherein said first switch circuit is arranged between said first bit lines and said first amplifiers for selecting one of said first bit lines to be coupled with said one input terminal of said first amplifier.

~~one or more third bit lines for write shared between said plurality of memory arrays, the number of said third bit lines corresponding to the number of parallel write bits to the memory array.~~

6. (currently amended) The semiconductor integrated circuit according to claim 5, further comprising a second switch circuit,

wherein said second switch circuit is arranged between said first bit lines and said third bit lines for coupling said corresponding one of said first bit lines with one of said third bit lines. ~~disconnect circuit capable of coupling or dis-coupling the corresponding first bit line for each of the memory arrays to/from the third bit line, the disconnect circuit controls dis-coupling the first bit line of the memory array to be read in a read operation from the third bit line.~~

7. (currently amended) The semiconductor integrated circuit according to claim 6, further comprising a second selector circuit selecting the third bit line by the number of external parallel input/output bits of data, and a verify amp a plurality of third amplifiers each of which is coupled with a corresponding one of said third bit lines and is capable of sensing verify read data from the a coupled third bit line selected by said second selector circuit.

8. (currently amended) The semiconductor integrated circuit according to claim 1,

wherein first power source wires are provided in parallel for every plural sense amps first amplifier, along its parallel direction, second power source wires wider than the first power source wires are provided in positions spaced from the first power source wires, and the first power source wires are coupled to the second power source wires by third power source wires laid in the first bit line direction.

9. (currently amended) The semiconductor integrated circuit according to claim 8, further comprising:

a plurality of third bit lines for write shared between said plurality of memory arrays blocks in such a manner that

one of the plurality of third bit lines ~~them~~ is provided for every two first bit lines; and

~~a disconnect circuit said second switch circuit being capable of selecting~~ selectively coupling or dis-coupling one third bit line to/~~from~~ any one of the corresponding two first bit lines in each of ~~the memory arrays~~ said blocks.

10. (currently amended) The semiconductor integrated circuit according to claim 9,

wherein said third power source wire ~~is~~ wires are arranged between every two adjacent first bit lines ~~in therebetween~~.

11. (currently amended) The semiconductor integrated circuit according to claim 6, further comprising:

a first address decoder being used ~~for~~ in a read operation for selecting the one of a plurality of word lines, the ones of said first bit lines, the disconnect circuit said second switch circuit and the sense amp ones of said first amplifiers; and

a second address decoder being used ~~for~~ in a write operation for selecting the one of said word lines and the disconnect circuit said second switch circuit.

12. (currently amended) The semiconductor integrated circuit according to claim 11,

wherein each of said first address decoder and said second address decoders~~decoder~~ includes address code logic performing address mapping so that ~~the memory arrays~~ said blocks, each of which couples to ~~the one sense amp~~ one of said first amplifiers via said first bit lines therein, are arranged ~~notwith~~ non-consecutive addresses.

13. (currently amended) The semiconductor integrated circuit according to claim 12,

wherein in a read operation, the first address decoder holds an address decode signal and a select signal of the first bit line for each of ~~the memory arrays~~ said blocks corresponding to the change of an address signal during the number of cycles necessary for the read operation, and responds to the change of the address signal to operate said ~~sense amp~~ said first amplifiers with delay.

14. (currently amended) The semiconductor integrated circuit according to claim 12,

wherein in a read operation, the first address decoder selects, in parallel, word lines and first bit lines according to an address and the next address, each of which

is specified by address signals, drive controls the driving of the second bit line of the respective sense amps first amplifiers corresponding to said specified address and continuously drive controls corresponding to said next address.

15. (original) The semiconductor integrated circuit according to claim 12, further comprising a central processing unit capable of accessing said nonvolatile memory on said semiconductor substrate.

16. (original) The semiconductor integrated circuit according to claim 15,

wherein ~~the memory arrays of part one or more~~ of said plurality of ~~memory arrays~~ blocks are used as a data area, the remaining ~~memory arrays~~ of said blocks are used as a management area, and said management area is includes a storage area of a rewrite sequence control program for rewriting the data area,

wherein said central processing unit reads and executes the rewrite sequence control program from said management storage area and enables rewrite control of the data area.

17. (original) A semiconductor integrated circuit comprising: a nonvolatile memory enabling electric erase and write; and a central processing unit capable of accessing said nonvolatile memory on a semiconductor substrate, wherein said nonvolatile memory comprises a hierachal bit line structure including first bit lines specific to each of a plurality of memory arrays, a second bit line shared between the first bit lines of the plurality of memory arrays, and a sense amp arranged between said first bit line and second bit line, and the number of said second bit lines is smaller than the parallel write bit number to the memory array.

18. (original) The semiconductor integrated circuit according to claim 17, further comprising a third bit line for write shared between said plurality of memory arrays.

19. (original) The semiconductor integrated circuit according to claim 18, further comprising a disconnect circuit capable of connecting and disconnecting the corresponding first bit line for each of the memory arrays to/from the third bit line, the disconnect circuit controls dis-coupling the first bit line of the memory array to be read in a read operation from the third bit line.

20. (original) A semiconductor integrated circuit comprising a nonvolatile memory enabling electric erase and write on a semiconductor substrate,

wherein said nonvolatile memory comprises a hierachal bit line structure including first bit lines specific to each of a plurality of memory arrays, a second bit line shared between the first bit lines of the plurality of memory arrays, and a sense amp selectively amplifying data read from said first bit line to output the amplified data to the second bit line.

Claims 21-25 (canceled).